

M36P0R9070E0


512 Mbit (x16, Multiple Bank, Multi-Level, Burst) Flash memory 128 Mbit (Burst) PSRAM, 1.8V supply, Multi-Chip Package

Feature summary

- Multi-Chip Package
 - 1 die of 512 Mbit (32Mb x 16, Multiple Bank, Multi-Level, Burst) Flash Memory
 - 1 die of 128Mbit (8Mb x16) PSRAM
- Supply voltage
 - $-V_{DDF} = V_{CCP} = V_{DDQ} = 1.7 \text{ to } 1.95 \text{V}$
 - V_{PPF} = 9V for fast program
- Electronic signature
 - Manufacturer Code: 20h
 - Device Code: 8819
- ECOPACK® package available

Flash memory

- Synchronous / Asynchronous Read
 - Synchronous Burst Read mode: 108MHz, 66MHz
 - Asynchronous Page Read mode
 - Random Access: 96ns
- Programming time
 - 4.2µs typical Word program time using Buffer Enhanced Factory Program command
- Memory organization
 - Multiple bank memory array: 64 Mbit banks
 - Four Extended Flash Array (EFA) Blocks of 64 Kbits
- Dual operations
 - program/erase in one Bank while read in others
 - No delay between read and write operations
- Security
 - 2112-bit user programmable OTP Cells
 - 64-bit unique device number
- 100,000 program/erase cycles per block
- Common Flash Interface (CFI)



- Block locking
 - All Blocks locked at power-up
 - Any combination of Blocks can be locked with zero latency
 - WP_F for Block Lock-Down
 - Absolute Write Protection with $V_{PPF} = V_{SS}$

PSRAM

- Access time: 70ns
- User-selectable operating modes
 - Asynchronous modes: Random Read, and Write, Page Read
 - Synchronous modes: NOR-Flash, Full Synchronous (Burst Read and Write)
- Asynchronous Page Read
 - Page Size: 4, 8 or 16 Words
 - Subsequent Read Within Page: 20ns
- Burst Read
 - Fixed Length (4, 8, 16 or 32 Words) or Continuous
 - Maximum Clock Frequency: 80MHz
- Low Power Consumption
 - Active Current: < 25mA
 - Standby Current: 200µA
 - Deep Power-Down Current: 10µA
- Low Power Features
 - Partial Array Self Refresh (PASR)
 - Deep Power-Down (DPD) Mode

Contents

1	Sumn	nary description
2	Signa	Il descriptions
	2.1	Address inputs (A0-A24)
	2.2	Data input/output (DQ0-DQ15)
	2.3	Latch Enable (L) 9
	2.4	Clock (K)
	2.5	Wait (WAIT)
	2.6	Flash Chip Enable input (\overline{E}_F)
	2.7	Flash Output Enable inputs (\overline{G}_F)
	2.8	Flash Write Enable (\overline{W}_{F})
	2.9	Flash Write Protect (\overline{WP}_F)
	2.10	Flash Reset (RP _F) 11
	2.11	PSRAM Chip Enable input (\overline{E}_P) 11
	2.12	PSRAM Write Enable (\overline{W}_P)
	2.13	PSRAM Output Enable (G _P) 11
	2.14	PSRAM Upper Byte Enable (UB _P) 11
	2.15	PSRAM Lower Byte Enable (\overline{LB}_P)
	2.16	PSRAM Configuration Register Enable (CR _P) 11
	2.17	Deep Power-Down input (DPD _F) 12
	2.18	V _{DDF} Supply Voltages 12
	2.19	V _{CCP} Supply Voltage 12
	2.20	V _{DDQ} Supply Voltage 12
	2.21	V _{PPF} Program Supply Voltage 12
	2.22	V _{SS} Ground
3	Funct	ional description
4	Maxin	num rating
5	DC ar	nd AC parameters 17



6	Package mechanical	19
7	Part numbering	21
8	Revision history	22

List of tables

	Signal names
Table 2.	Main operating modes
Table 3.	Absolute maximum ratings
Table 4.	Operating and AC measurement conditions17
Table 5.	Capacitance
Table 7.	Ordering information scheme
Table 8.	Document revision history



List of figures

Figure 1.	Logic diagram	6
Figure 2.	TFBGA connections (top view through package)	8
Figure 3.	Functional block diagram 1	14
Figure 4.	AC measurement I/O waveform 1	17
Figure 5.	AC measurement load circuit 1	8
Figure 6.	TFBGA107 8 x 11mm - 9 x 12 active ball array, 0.8mm pitch, package outline 1	19



1 Summary description

The M36P0R9070E0 combines two memory devices in one Multi-Chip Package:

- 512-Mbit Multiple Bank Flash memory (the M58PR512J).
- 128 Mbit PSRAM (the M69KB128AB).

The purpose of this document is to describe how the two memory components operate with respect to each other. It should be read in conjunction with the M58PRxxxJ and M69KB128AB datasheets, where all specifications required to operate the Flash memory and PSRAM components are fully detailed. The M58PR512J and M69KB128AB datasheets are available from *www.st.com*.

Recommended operating conditions do not allow more than one memory to be active at the same time.

The memory is offered in a Stacked TFBGA107 package. It is supplied with all the bits erased (set to '1').




Figure 1. Logic diagram



Table 1.	Signal names
A0-A24 ⁽¹⁾	Address Inputs
DQ0-DQ15	Common Data Input/Output
V _{DDQ}	Common Flash and PSRAM Power Supply for I/O Buffers
V _{PPF}	Flash Memory Optional Supply Voltage for Fast Program & Erase
V _{DDF}	Flash Memory Power Supply
V _{CCP}	PSRAM Power Supply
V _{SS}	Ground
Ē	Latch Enable input
К	Burst Clock
WAIT	Wait Output
NC	Not Connected Internally
DU	Do Not Use as Internally Connected
Flash Memor	у
Ē _F	Chip Enable input
	Output Enable Input
W _F	Write Enable input
RP _F	Reset input
WP _F	Write Protect input
DPD _F	Deep Power-Down
PSRAM	· · ·
Ē _P	Chip Enable Input
\overline{G}_{P}	Output Enable Input
\overline{W}_{P}	Write Enable Input
CR _P	Configuration Register Enable Input
UB _P	Upper Byte Enable Input
<u>LB</u> P	Lower Byte Enable Input

Table 1.	Signal	names

1. A23-A24 are Address Inputs for the Flash memory component only.



	1	2	3	4	5	6	7	8	9
A	•	DU	NC	NC	NC	VCCP	(DPD _F)	V _{SS}	DU
В	(DU)	A4	A18	A19	V _{SS}	VDDF	NC	A21	A11
С	NC	A5	(LB _P)	A23	V _{SS}	NC	K	A22	A12
D	V _{SS}	A3	A17	A24	V _{PP}	$\left(\frac{W_{P}}{W_{P}} \right)$	E _P	A9	A13
E	V _{SS}	A2	A7	NC	(WP _F)	$\left(\begin{array}{c} \overline{L} \end{array} \right)$	A20	A10	A15
F	NC	A1	A6	UB _P	RP _F	(W _F	A8	A14	A16
G	V _{DDQ} ,	AO	DQ8	DQ2	DQ10	DQ5	DQ13	WAIT	NC
Н	V _{SS}	G _P	DQ0	DQ1	DQ3	DQ12	DQ14	DQ7	DU
J	DU	NC	G _F	DQ9	(DQ11)	DQ4	DQ6	(DQ15)	V _{DDQ}
K	NC		NC	NC	NC	VCCP	NC	V _{DDQ}	CRP
L	DU	V _{SS}	V _{SS}	V _{DDQ}	V _{DDF}	V _{SS}	V _{SS}	V _{SS}	V _{SS}
Л	DU	NC	DU	DU	DU	DU	DU	DU	DU

Figure 2. TFBGA connections (top view through package)



2 Signal descriptions

See *Figure 1., Logic diagram* and *Table 1., Signal names*, for a brief overview of the signals connected to this device.

2.1 Address inputs (A0-A24)

Addresses A0-A22 are common inputs for the Flash memory and PSRAM components. Addresses A23 and A24 are inputs for Flash memory components only. The Address Inputs select the cells in the memory array to access during Bus Read operations. During Bus Write operations they control the commands sent to the Command Interface of the internal state machine. The Flash memory is accessed through the Chip Enable signal (\overline{E}_{F}) and through the Write Enable signal (\overline{W}_{F}), while the PSRAM is accessed through the Chip Enable signal (\overline{E}_{F}) and the Write Enable signal (\overline{W}_{P}).

 \overline{E}_{F} Low, and \overline{E}_{P} must not be Low at the same time.

2.2 Data input/output (DQ0-DQ15)

The Data I/O output the data stored at the selected address during a Bus Read operation or input a command or the data to be programmed during a Bus Write operation.

For the PSRAM component, the upper Byte Data Inputs/Outputs (DQ8-DQ15) carry the data to or from the upper part of the selected address when Upper Byte Enable (\overline{UB}_P) is driven Low. The lower Byte Data Inputs/Outputs (DQ0-DQ7) carry the data to or from the lower part of the selected address when Lower Byte Enable (\overline{LB}_P) is driven Low. When both \overline{UB}_P and \overline{LB}_P are disabled, the Data Inputs/ Outputs are high impedance.

2.3 Latch Enable (\overline{L})

The Latch Enable pin is common to the Flash memory and PSRAM components.

For details of how the Latch Enable signal behaves, please refer to the datasheets of the respective memory components: M69KB128AB for the PSRAM and M58PR512J for the Flash memory.

2.4 Clock (K)

The Clock input pin is common to the Flash memory and PSRAM components.

For details of how the Clock signal behaves, please refer to the datasheets of the respective memory components: M69KB128AB for the PSRAM and M58PR512J for the Flash memory.



2.5 Wait (WAIT)

WAIT is an output pin common to the Flash memory and PSRAM components. However the WAIT signal does not behave in the same way for the PSRAM and the Flash memory.

For details of how it behaves, please refer to the M69KB128AB datasheet for the PSRAM and to the M58PR512J datasheet for the Flash memory.

2.6 Flash Chip Enable input (\overline{E}_F)

The Flash Chip Enable input activates the control logic, input buffers, decoders and sense amplifiers of the Flash memory component selected. When Chip Enable is Low, V_{IL} , and Reset is High, V_{IH} , the device is in active mode. When Chip Enable is at V_{IH} the corresponding Flash memory are deselected, the outputs are high impedance and the power consumption is reduced to the standby level.

It is not allowed to have \overline{E}_F at V_{IL} and \overline{E}_P at V_{IL} at the same time. Only one memory component can be enabled at a time.

2.7 Flash Output Enable inputs (\overline{G}_{F})

The Output Enable pins control the data outputs during Flash memory Bus Read operations.

2.8 Flash Write Enable (\overline{W}_F)

The Write Enable controls the Bus Write operation of the Flash memory Command Interface. The data and address inputs are latched on the rising edge of Chip Enable or Write Enable whichever occurs first.

2.9 Flash Write Protect (\overline{WP}_F)

Write Protect is an input that gives an additional hardware protection for each block. When Write Protect is Low, V_{IL} , Lock-Down is enabled and the protection status of the Locked-Down blocks cannot be changed. When Write Protect is at High, V_{IH} , Lock-Down is disabled and the Locked-Down blocks can be locked or unlocked. (See the Lock Status Table in the M58PR512J datasheet).



2.10 Flash Reset (\overline{RP}_F)

The Reset input provides a hardware reset of the Flash memories. When Reset is at V_{IL} , the memory is in Reset mode: the outputs are high impedance and the current consumption is reduced to the Reset Supply Current I_{DD2} . Refer to the M58PRxxxJ datasheet, for the value of I_{DD2} . After Reset all blocks are in the Locked state and the Configuration Register is reset. When Reset is at V_{IH} , the device is in normal operation. Exiting Reset mode the device enters Asynchronous Read mode, but a negative transition of Chip Enable or Latch Enable is required to ensure valid data outputs.

The Reset pin can be interfaced with 3V logic without any additional circuitry. It can be tied to V_{RPH} (refer to the M58PRxxxJ datasheet).

2.11 **PSRAM Chip Enable input** (\overline{E}_{P})

The Chip Enable input activates the PSRAM when driven Low (asserted). When deasserted (V_{IH}) , the device is disabled, and goes automatically in low-power Standby mode or Deep Power-down mode.

2.12 **PSRAM Write Enable** (\overline{W}_{P})

Write Enable, \overline{W}_{P} controls the Bus Write operation of the PSRAM. When asserted (V_{IL}), the device is in Write mode and Write operations can be performed either to the configuration registers or to the memory array.

2.13 **PSRAM** Output Enable (\overline{G}_{P})

Output Enable, \overline{G}_{P} provides a high speed tri-state control, allowing fast read/write cycles to be achieved with the common I/O data bus.

2.14 **PSRAM Upper Byte Enable** (\overline{UB}_{P})

The Upper Byte En-able, $\overline{\text{UB}}_{\text{P}}$ gates the data on the Upper Byte Data Inputs/Outputs (DQ8-DQ15) to or from the upper part of the selected address during a Write or Read operation.

2.15 **PSRAM Lower Byte Enable** (\overline{LB}_{P})

The Lower Byte Enable, \overline{LB}_{P} gates the data on the Lower Byte Data Inputs/Outputs (DQ0-DQ7) to or from the lower part of the selected address during a Write or Read operation.

If both \overline{LB}_P and \overline{UB}_P are disabled (High) during an operation, the device will disable the data bus from receiving or transmitting data. Although the device will seem to be deselected, it remains in an active mode as long as \overline{E}_P remains Low.

2.16 **PSRAM Configuration Register Enable (CR_P)**

When this signal is driven High, V_{IH} , Write operations load either the value of the Refresh Configuration Register (RCR) or the Bus configuration register (BCR).



2.17 Deep Power-Down input (DPD_F)

The Deep Power-Down input is used to place the device in a Deep Power-Down mode. When the device is in Deep Power-Down mode, the memory cannot be modified and data is protected.

For further details on how the Deep Power-Down input signal works, please refer to the M58PR512J datasheet.

2.18 V_{DDF} Supply Voltages

 V_{DDF} provides the power supply to the internal cores of the Flash memory. It is the main power supply for all Flash memory operations (Read, Program and Erase).

2.19 V_{CCP} Supply Voltage

 V_{CCP} provides the power supply to the internal core of the PSRAM device. It is the main power supply for all PSRAM operations.

2.20 V_{DDQ} Supply Voltage

 V_{DDQ} provides the power supply for the Flash memory and PSRAM I/O pins. This allows all Outputs to be powered independently of the Flash memory and SRAM core power supplies, V_{DDF} and V_{CCP}

2.21 V_{PPF} Program Supply Voltage

 V_{PPF} is both a control input and a power supply pin for the Flash memory. The two functions are selected by the voltage range applied to the pin.

If V_{PPF} is kept in a low voltage range (0V to V_{DDQ}) V_{PPF} is seen as a control input. In this case a voltage lower than V_{PPLK} gives an absolute protection against Program or Erase, while V_{PPF} > V_{PP1} enables these functions (see the M58PRxxxJ datasheet for the relevant values). V_{PPF} is only sampled at the beginning of a Program or Erase; a change in its value after the operation has started does not have any effect and Program or Erase operations continue.

If V_{PPF} is in the range of V_{PPH} it acts as a power supply pin. In this condition V_{PPF} must be stable until the Program/Erase algorithm is completed.



2.22 V_{SS} Ground

 V_{SS} is the common ground reference for all voltage measurements in the Flash (core and I/O Buffers) and PSRAM chips. It must be connected to the system ground.

Note: Each Flash memory device in a system should have their supply voltage (V_{DDF}) and the program supply voltage V_{PPF} decoupled with a 0.1µF ceramic capacitor close to the pin (high frequency, inherently low inductance capacitors should be as close as possible to the package). See Figure 5., AC measurement load circuit. The PCB track widths should be sufficient to carry the required V_{PPF} program and erase currents.



3 Functional description

The PSRAM and Flash memory components have separate power supplies but share the same grounds. They are distinguished by two Chip Enable inputs: \overline{E}_F for Flash and \overline{E}_P for the PSRAM.

Recommended operating conditions do not allow more than one device to be active at a time. The most common example is a simultaneous read operations on the Flash memory and the PSRAM which would result in a data bus contention. Therefore it is recommended to put the other devices in the high impedance state when reading the selected device.




Figure 3. Functional block diagram



	Operation	Ē _F	G _F	₩ _F	RP _F	DPD _F	WAIT (3)	T	Ē _P	W _P	G _P	UB _P	LB _P	CR _P	A19	A18	A0- A17 A20- A22	DQ0- DQ7	DQ8- DQ15						
	Bus Read	V_{IL}	V_{IL}	V_{IH}	V_{IH}	de-a ⁽⁴⁾		V _{IL} (5)										Data 0	Dutput						
	Bus Write	V_{IL}	V _{IH}			de-a ⁽⁴⁾		$V_{IL}^{(5)}$			P	SRAM	1 mus	at he	disabl	led		Data Input							
memory	Address Latch	V _{IL}	х	VIH	VIH	de-a ⁽⁴⁾		V _{IL}				510.00	i iniac		aloubi	iou -		Data Output or Hi-Z ⁽⁶⁾							
		V_{IL}	V _{IH}	V_{IH}	$V_{\rm IH}$	de-a ⁽⁴⁾	Hi-Z	Х										Hi	-Z						
Flash	Standby	V_{IH}	Х	Х		de-a ⁽⁴⁾	Hi-Z	Х										Hi	-Z						
ш	Reset	Х	Х	Х	V_{IL}	de-a ⁽⁴⁾	Hi-Z	Х		/	Any	PSR.	AM n	node	is allo	wed		Hi-Z							
	Deep Power- Down	VIH	х	х	V_{IH}	a ⁽⁷⁾	Hi-Z	х										Hi-Z							
	Word Read		V _{IL}							l	Output Valid	Output Valid													
	Lower Byte Read								,	V _{IH} V _{IL} V		V _{IH}	V_{IL}	V_{IL}	Valid		Output Valid	High-Z							
	Upper Byte Read						t Low- Z	Low- Z									VIL	V_{IL}	V _{IH}	V _{IL}		Valid	l	High-Z	Output Valid
	Word Write														х	V_{IL}	V_{IL}	V_{IL}		Valid	l	Input Valid	Input Valid		
	Lower Byte Write	The			emor ablec	y must I					V _{IL}	V _{IL}	V _{IL}	VIL V	VIL	х	V _{IH}	V_{IL}	V_{IL}		Valid	l	Input Valid	Invalid	
SRAM	Upper Byte Write										_	-					х	V_{IL}	V _{IH}	V_{IL}		Valid	l	Invalid	Input Valid
	Read CR (CR Controlled Method)		V _{IH} V _{IL} V _{IL} V _{IL} V _{IL} 00(RCR)1 (DIDR) ⁽⁸⁾						Х		RCR/ Content														
	Program CR (CR Controlled) ⁽⁹⁾							VIH	x	x	x	VIH	00(R 10(E	RCR) BCR) ³⁾	BCR/ RCR Data	Hig	h-Z								
	No Operation									Х	Х	Х	Х	V_{IL}	Х	Х	Х	>	<						
	Deep Power- Down ⁽¹⁰⁾	Any	Any Flash memory mode is allowed				Hi-Z	х	VIH	x	х	х	х	х	х	х	х	Hig	h-Z						
	Standby	1							V _{IH}	Х	Х	Х	Х	V_{IL}	Х	Х	Х	Hig	h-Z						

Table 2. Main operating modes⁽¹⁾

1. X = Don't care, de-a = de-asserted, a = asserted, CR = Configuration Register.

2. The DPD_F signal polarity depends on the value of the ECR14 bit.

3. In the Flash memory the WAIT signal polarity is configured using the Set Configuration Register command.

4. If ECR15 is set to '0', the Flash memory cannot enter the Deep Power-Down mode, even if DPD_F is asserted.

5. In the Flash memory \overline{L} can be tied to V_{IH} if the valid address has been previously latched.

6. Depends on \overline{G}_{F} .

- 7. ECR15 has to be set to '1' for the Flash memory to enter Deep Power-Down.
- 8. A18 and A19 are used to select the BCR, RCR or DIDR registers.
- 9. BCR and RCR only.

10. Bit 4 of the Refresh Configuration Register must be set to '0', bit 4 (BCR4) of the Bus Configuration Register must be set to '0', and E has to be maintained High, V_{IH}, during Deep Power-Down mode.



4 Maximum rating

Stressing the device above the rating listed in the Absolute Maximum Ratings table may cause permanent damage to the device. These are stress ratings only and operation of the device at these or any other conditions above those indicated in the Operating sections of this specification is not implied. Exposure to Absolute Maximum Rating conditions for extended periods may affect device reliability. Refer also to the STMicroelectronics SURE Program and other relevant quality documents.

Symbol	Parameter	Va	Unit	
Symbol	Falameter	Min	Max	Onit
T _A	Ambient Operating Temperature	-30	85	°C
T _{BIAS}	Temperature Under Bias	-30	85	°C
T _{STG}	Storage Temperature	-55	125	°C
V _{IO}	Input or Output Voltage	-0.2	2.45	V
V _{DD}	Supply Voltage	-0.2	2.45	V
V _{DDQ}	Input/Output Supply Voltage	-0.2	2.45	V
V _{PP}	Program Voltage	-1.0	11.5	V
Ι _Ο	Output Short Circuit Current		100	mA
t _{VPPH}	Time for V _{PP} at V _{PPH}		100	hours

Table 3. Absolute maximum ratings



51


5 DC and AC parameters


This section summarizes the operating measurement conditions, and the DC and AC characteristics of the device. The parameters in the DC and AC characteristics Tables that follow, are derived from tests performed under the Measurement Conditions summarized in *Table 4., Operating and AC measurement conditions*. Designers should check that the operating conditions in their circuit match the operating conditions when relying on the quoted parameters.

Parameter	Flash	memory	PSF	Unit	
Farameter	Min	Max	Min	Max	Unit
V _{CCP} Supply Voltage	-	_	1.7	1.95	V
V _{DDF} Supply Voltage	1.7	1.95	_	-	V
V _{DDQ} Supply Voltage	1.7	1.95	1.7	1.95	V
V _{PPF} Supply Voltage (Factory environment)	8.5	9.5	-	-	V
V _{PPF} Supply Voltage (Application environment)	-0.4	V _{DDQ} +0.4	-	-	V
Ambient Operating Temperature	-30	85	-30	85	°C
Load Capacitance (C _L)		30	3	0	pF
Impedance Output (Z ₀)		50			Ω
Output Circuit Protection Resistance (R)		50			Ω
Input Rise and Fall Times		3		2	ns
Input Pulse Voltages	0 to	V _{DDQ}	0 to \	V	
Input and Output Timing Ref. Voltages	V _D	_{DQ} /2	V _{DE}	V	

Table 4. Operating and AC measurement conditions

Figure 4. AC measurement I/O waveform








Table 5.Capacitance⁽¹⁾

Symbol	Parameter	Test Condition	Min	Max	Unit
C _{IN}	Input Capacitance	$V_{IN} = 0V$		14	pF
C _{OUT}	Output Capacitance	V _{OUT} = 0V		14	pF

1. Sampled only, not 100% tested.

Please refer to the M58PRxxxJ and M69KB128AB datasheets for further DC and AC characteristic values and illustrations.

6 Package mechanical

In order to meet environmental requirements, ST offers these devices in ECOPACK® packages. These packages have a Lead-free second-level interconnect. The category of Second-Level Interconnect is marked on the package and on the inner box label, in compliance with JEDEC Standard JESD97.

The maximum ratings related to soldering conditions are also marked on the inner box label. ECOPACK is an ST trademark. ECOPACK specifications are available at: www.st.com.

D D1 FD -0000000C \bigcirc С 0000000 000000 _____ ()ddd О 00 G SE Е E1 \cap C С \cap \cap Ο С Ο \bigcirc 000000 BALL "B1' \bigcirc 000000000 φοφροοσ FE b е A A2 BGA-Z85

Figure 6. TFBGA107 8 × 11mm - 9 × 12 active ball array, 0.8mm pitch, package outline

1. Drawing is not to scale.

57

0h.a.l		millimeters		inches					
Symbol	Тур	Min	Max	Тур	Min	Max			
А			1.20			0.047			
A1		0.20			0.008				
A2	0.85			0.033					
b	0.35	0.30	0.40	0.014	0.012	0.016			
D	8.00	7.90	8.10	0.315	0.311	0.319			
D1	6.40			0.252					
ddd			0.10			0.004			
E	11.00	10.90	11.10	0.433	0.429	0.437			
E1	8.80			0.346					
е	0.80			0.031					
FD	0.80			0.031					
FE	1.10			0.043					
SE	0.40			0.016					

Table 6. Stacked TFBGA107 8 × 11mm - 9 × 12 active ball array, 0.8mm pitch, package mechanical data



7 Part numbering

Table 7.	Ordering information scheme	
	M36 P 0 R 9 0 7 0 E	0 ZAC
Example:		
Device Typ		
M36 = Mult	Iti-Chip Package (Multiple Flash + PSRAM)	
Flash 1 Are	rchitecture	
P = Multi-Le	Level, Multiple Bank, Large Buffer	
	rchitecture	
0 = No Die	e	
Operating		
$R = V_{DDF} =$	= V _{CCP} = V _{DDQ} = 1.7 to 1.95V	
Flash 1 De		
9 = 512 Mb	loits	
Flash 2 De	lensity	
0 = No Die		
RAM 1 Der	ensity	
7 = 128 Mb		
RAM 0 Der	ensity	
0 = No Die	e	
Parameter	er Blocks Location	
E = Even B	Block Flash Memory Configuration	
Product Ve		
0 = 90nm F	Flash technology, 96ns speed; PSRAM	
Package		
ZAC= stack	cked TFBGA107 C stacked footprint.	
Option		

Note: Devices are shipped from the factory with the memory content bits erased to '1'. For a list of available options (Speed, Package, etc.) or for further information on any aspect of this device, please contact the STMicroelectronics Sales Office nearest to you.

E = ECOPACK® Package, Standard packing F = ECOPACK® Package, Tape & Reel packing



8 Revision history

Table 8. Document	revision history
-------------------	------------------

Date	Revision	Changes
28-Nov-2005	1	Initial release.
13-Jul-2006	2	Document status promoted from Preliminary data to full Datasheet. Document updated to latest version of M58PRxxxJ datasheet, DC characteristics tables removed (for values refer to M58PRxxxJ and M69KB128AB datasheets). PSRAM part replaced by M69KB128AB. H9 ball is DU in <i>Figure 2: TFBGA connections (top view through package)</i> . T _{STG} min and V _{PP} max modified in <i>Table 3: Absolute</i> <i>maximum ratings. Table 2: Main operating modes</i> modified. PSRAM value for Input Rise and Fall Times filled in in <i>Table 4:</i> <i>Operating and AC measurement conditions</i> .



Please Read Carefully:

Information in this document is provided solely in connection with ST products. STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, modifications or improvements, to this document, and the products and services described herein at any time, without notice.

All ST products are sold pursuant to ST's terms and conditions of sale.

Purchasers are solely responsible for the choice, selection and use of the ST products and services described herein, and ST assumes no liability whatsoever relating to the choice, selection or use of the ST products and services described herein.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted under this document. If any part of this document refers to any third party products or services it shall not be deemed a license grant by ST for the use of such third party products or services, or any intellectual property contained therein or considered as a warranty covering the use in any manner whatsoever of such third party products or services or any intellectual property contained therein.

UNLESS OTHERWISE SET FORTH IN ST'S TERMS AND CONDITIONS OF SALE ST DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY WITH RESPECT TO THE USE AND/OR SALE OF ST PRODUCTS INCLUDING WITHOUT LIMITATION IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE (AND THEIR EQUIVALENTS UNDER THE LAWS OF ANY JURISDICTION), OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.

UNLESS EXPRESSLY APPROVED IN WRITING BY AN AUTHORIZED ST REPRESENTATIVE, ST PRODUCTS ARE NOT RECOMMENDED, AUTHORIZED OR WARRANTED FOR USE IN MILITARY, AIR CRAFT, SPACE, LIFE SAVING, OR LIFE SUSTAINING APPLICATIONS, NOR IN PRODUCTS OR SYSTEMS WHERE FAILURE OR MALFUNCTION MAY RESULT IN PERSONAL INJURY, DEATH, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE. ST PRODUCTS WHICH ARE NOT SPECIFIED AS "AUTOMOTIVE GRADE" MAY ONLY BE USED IN AUTOMOTIVE APPLICATIONS AT USER'S OWN RISK.

Resale of ST products with provisions different from the statements and/or technical features set forth in this document shall immediately void any warranty granted by ST for the ST product or service described herein and shall not create or extend in any manner whatsoever, any liability of ST.

ST and the ST logo are trademarks or registered trademarks of ST in various countries.

Information in this document supersedes and replaces all information previously supplied.

The ST logo is a registered trademark of STMicroelectronics. All other names are the property of their respective owners.

© 2006 STMicroelectronics - All rights reserved

STMicroelectronics group of companies

Australia - Belgium - Brazil - Canada - China - Czech Republic - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan -Malaysia - Malta - Morocco - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States of America

www.st.com

